Walter Bright
|
fb0b964e3c
|
fix Issue 24283 - [SIMD][CODEGEN] Bad codegen with and not + AVX2 registers (#15921)
|
2023-12-20 06:06:29 +08:00 |
|
Iain Buclaw
|
edcbcdf98a
|
fix Issue 23568: Set the result type of vector comparisons to an integer vector type
|
2022-12-19 09:23:41 +01:00 |
|
Iain Buclaw
|
004ae0b876
|
Merge remote-tracking branch 'upstream/stable' into merge_stable
|
2022-11-14 19:41:25 +00:00 |
|
Walter Bright
|
feddb0b9f4
|
fix Issue 23461 - dmd: src/dmd/backend/cod1.d:2037: Assertion false failed
|
2022-11-10 11:24:50 +01:00 |
|
Walter Bright
|
153f7ccfd4
|
fix Issue 23462 - dmd: src/dmd/backend/cod2.d:2158: Assertion cast(int)tysize((*e).Ety) <= REGSIZE() failed
|
2022-11-06 08:59:03 +01:00 |
|
Walter Bright
|
5b4384e5c1
|
Add integer vector comparisons (#14597)
* test
* add integer vector comparisons
|
2022-10-28 15:34:35 -07:00 |
|
Walter Bright
|
3e683fe6fe
|
add support for CMPPS and CMPPD instructions (#14593)
|
2022-10-26 13:51:20 +03:00 |
|
Walter Bright
|
3ae2aa002a
|
add unsigned vector compare (#14590)
|
2022-10-24 15:26:47 -07:00 |
|
Walter Bright
|
e4f8919591
|
use vec instructions to initialize 0 and ~0 (#14579)
|
2022-10-23 03:40:13 -07:00 |
|
Walter Bright
|
cf6291ebb0
|
implement < <= > >= for int4 vectors (#14584)
|
2022-10-23 03:40:05 -07:00 |
|
Walter Bright
|
51c85d9476
|
support integer simd inequality comparison (#14552)
|
2022-10-19 00:55:26 -07:00 |
|
Walter Bright
|
61d7d56a0b
|
support integer simd equality comparison (#14545)
|
2022-10-11 22:32:36 -07:00 |
|
Iain Buclaw
|
6374bb87b7
|
Move dmd files into compiler/
|
2022-07-09 18:53:07 +02:00 |
|