mirrors/dmd
1
0
Fork 0
mirror of https://github.com/dlang/dmd.git synced 2025-04-29 06:30:10 +03:00
Code Issues Projects Releases Packages Wiki Activity Actions 6

tidy up cdloglog() (#20939)

Browse source
This commit is contained in:
Walter Bright 2025-03-02 21:45:27 -08:00 • committed by GitHub
parent cdf4f5b072
commit a9666925cc
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 31 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

31
compiler/src/dmd/backend/arm/cod2.d
View file

@ -583,6 +583,16 @@ void cdcond(ref CGstate cg, ref CodeBuilder cdb,elem* e,ref regm_t pretregs)
e22.Eoper == OPconst
)
{
/* recognize (e1 ? v1 : v2) and generate
* EAX = 0 or -1
* and EAX,v1 - v2
* add EAX, v2
* AArch64 can use:
* compare
* mov x1,v2
* mov x2,v1
* csel x0,x1,x0,cond
*/
uint sz = tysize(e.Ety);
uint rex = (I64 && sz == 8) ? REX_W : 0;
uint grex = rex << 16;
@ -683,7 +693,14 @@ void cdcond(ref CGstate cg, ref CodeBuilder cdb,elem* e,ref regm_t pretregs)
sz1 <= REGSIZE &&
pretregs & (mBP | ALLREGS) &&
tysize(e21.Ety) <= REGSIZE && !tyfloating(e21.Ety))
{ // Recognize (e ? c : f)
{ /* Recognize (e ? c : f) and generate:
* test e1
* reg = c;
* jop L1;
* reg = f;
* L1:
* cnop1
*/
code* cnop1 = gen1(null, INSTR.nop);
regm_t retregs = mPSW;
@ -787,7 +804,7 @@ void cdcond(ref CGstate cg, ref CodeBuilder cdb,elem* e,ref regm_t pretregs)
cgstate.stackclean--;
}
// cdcomma
// cdcomma (same for x86_64 and AArch64)
/*********************************
* Do && and || operators.
@ -858,9 +875,9 @@ void cdloglog(ref CGstate cg, ref CodeBuilder cdb,elem* e,ref regm_t pretregs)
cgstate.regcon = regconsave;
assert(cgstate.stackpush == stackpushsave);
regm_t retregs = pretregs & (ALLREGS | mBP);
regm_t retregs = pretregs & cg.allregs;
if (!retregs)
retregs = ALLREGS; // if mPSW only
retregs = cg.allregs; // if mPSW only
const reg = allocreg(cdb1,retregs,TYint); // allocate reg for result
movregconst(cdb1,reg,e.Eoper == OPoror,pretregs & mPSW);
@ -918,10 +935,9 @@ void cdloglog(ref CGstate cg, ref CodeBuilder cdb,elem* e,ref regm_t pretregs)
assert(cgstate.stackpush == stackpushsave);
assert(sz <= 4); // result better be int
// TODO AArch64
regm_t retregs = pretregs & (ALLREGS | mBP);
regm_t retregs = pretregs & cg.allregs;
if (!retregs)
retregs = ALLREGS; // if mPSW only
retregs = cg.allregs; // if mPSW only
CodeBuilder cdbcg;
cdbcg.ctor();
const reg = allocreg(cdbcg,retregs,TYint); // allocate reg for result
@ -945,7 +961,6 @@ void cdloglog(ref CGstate cg, ref CodeBuilder cdb,elem* e,ref regm_t pretregs)
}
/*********************
* Generate code for shift left or shift right (OPshl,OPshr,OPashr,OProl,OPror).
*/